Scalable communication architecture for network-attached accelerators

On the road to Exascale computing, novel communication architectures are required to overcome the limitations of host-centric accelerators. Typically, accelerator devices require a local host CPU to configure and operate them. This limits the number of accelerators per host system. Network-attached...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Neuwirth, Sarah (VerfasserIn) , Frey, Dirk (VerfasserIn) , Brüning, Ulrich (VerfasserIn)
Dokumenttyp: Kapitel/Artikel Konferenzschrift
Sprache:Englisch
Veröffentlicht: 09 March 2015
In: 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA 2015)
Year: 2015, Pages: 627-638
DOI:10.1109/HPCA.2015.7056068
Schlagworte:
Online-Zugang:Resolving-System, Volltext: http://dx.doi.org/10.1109/HPCA.2015.7056068
Verlag, Volltext: https://ieeexplore.ieee.org/document/7056068/
Volltext
Verfasserangaben:Sarah Neuwirth, Dirk Frey, Mondrian Nuessle and Ulrich Bruening

MARC

LEADER 00000caa a2200000 c 4500
001 1575443201
003 DE-627
005 20220814144345.0
007 cr uuu---uuuuu
008 180523s2015 xx |||||o 00| ||eng c
024 7 |a 10.1109/HPCA.2015.7056068  |2 doi 
035 |a (DE-627)1575443201 
035 |a (DE-576)505443201 
035 |a (DE-599)BSZ505443201 
035 |a (OCoLC)1341009768 
040 |a DE-627  |b ger  |c DE-627  |e rda 
041 |a eng 
084 |a 28  |2 sdnb 
100 1 |a Neuwirth, Sarah  |d 1986-  |e VerfasserIn  |0 (DE-588)1159979707  |0 (DE-627)1023096536  |0 (DE-576)505429004  |4 aut 
245 1 0 |a Scalable communication architecture for network-attached accelerators  |c Sarah Neuwirth, Dirk Frey, Mondrian Nuessle and Ulrich Bruening 
264 1 |c 09 March 2015 
300 |a 12 
336 |a Text  |b txt  |2 rdacontent 
337 |a Computermedien  |b c  |2 rdamedia 
338 |a Online-Ressource  |b cr  |2 rdacarrier 
500 |a Gesehen am 23.05.2018 
520 |a On the road to Exascale computing, novel communication architectures are required to overcome the limitations of host-centric accelerators. Typically, accelerator devices require a local host CPU to configure and operate them. This limits the number of accelerators per host system. Network-attached accelerators are a new architectural approach for scaling the number of accelerators and host CPUs independently. In this paper, the communication architecture for network-attached accelerators is described which enables remote initialization and control of the accelerator devices. Furthermore, an operative prototype implementation is presented. The prototype accelerator node consists of an Intel Xeon Phi coprocessor and an EXTOLL NIC. The EXTOLL interconnect provides new features to enable accelerator-to-accelerator direct communication without a local host. Workloads can be dynamically assigned to CPUs and accelerators at run-time in an N to M ratio. The latency, bandwidth, and performance of the low-level implementation and MPI communication layer are presented. The LAMMPS molecular dynamics simulator is used to evaluate the communication architecture. The internode communication time is improved by up to 47%. 
650 4 |a Acceleration 
650 4 |a Bismuth 
650 4 |a computer architecture 
650 4 |a Computer architecture 
650 4 |a coprocessors 
650 4 |a CPU 
650 4 |a exascale computing 
650 4 |a EXTOLL NIC 
650 4 |a high performance computing 
650 4 |a host-centric accelerators 
650 4 |a Intel Xeon Phi coprocessor 
650 4 |a LAMMPS molecular dynamics simulator 
650 4 |a message passing 
650 4 |a Microwave integrated circuits 
650 4 |a MPI communication layer 
650 4 |a network-attached accelerators 
650 4 |a parallel processing 
650 4 |a Ports (Computers) 
650 4 |a Scalability 
650 4 |a scalable communication architecture 
655 7 |a Konferenzschrift  |0 (DE-588)1071861417  |0 (DE-627)826484824  |0 (DE-576)433375485  |2 gnd-content 
700 1 |a Frey, Dirk  |d 1985-  |e VerfasserIn  |0 (DE-588)1159982791  |0 (DE-627)1023100983  |0 (DE-576)505432978  |4 aut 
700 1 |a Brüning, Ulrich  |d 1954-  |e VerfasserIn  |0 (DE-588)1047086840  |0 (DE-627)777543397  |0 (DE-576)400390639  |4 aut 
773 0 8 |i Enthalten in  |a IEEE International Symposium on High Performance Computer Architecture (21. : 2015 : Burlingame, California, USA)  |t 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA 2015)  |d Piscataway, NJ : IEEE, 2015  |g (2015), Seite 627-638  |h xvi, 674 Seiten  |w (DE-627)1656468522  |w (DE-576)505442116  |z 9781479989317  |7 nnam 
773 1 8 |g year:2015  |g pages:627-638  |g extent:12  |a Scalable communication architecture for network-attached accelerators 
856 4 0 |u http://dx.doi.org/10.1109/HPCA.2015.7056068  |x Resolving-System  |x Verlag  |3 Volltext 
856 4 0 |u https://ieeexplore.ieee.org/document/7056068/  |x Verlag  |3 Volltext 
951 |a AR 
992 |a 20180523 
993 |a ConferencePaper 
994 |a 2015 
998 |g 1047086840  |a Brüning, Ulrich  |m 1047086840:Brüning, Ulrich  |d 700000  |d 720000  |e 700000PB1047086840  |e 720000PB1047086840  |k 0/700000/  |k 1/700000/720000/  |p 4  |y j 
998 |g 1159982791  |a Frey, Dirk  |m 1159982791:Frey, Dirk  |d 700000  |d 720000  |e 700000PF1159982791  |e 720000PF1159982791  |k 0/700000/  |k 1/700000/720000/  |p 2 
998 |g 1159979707  |a Neuwirth, Sarah  |m 1159979707:Neuwirth, Sarah  |d 700000  |d 720000  |e 700000PN1159979707  |e 720000PN1159979707  |k 0/700000/  |k 1/700000/720000/  |p 1  |x j 
999 |a KXP-PPN1575443201  |e 3010002505 
BIB |a Y 
JSO |a {"type":{"media":"Online-Ressource","bibl":"chapter"},"note":["Gesehen am 23.05.2018"],"recId":"1575443201","language":["eng"],"person":[{"role":"aut","roleDisplay":"VerfasserIn","display":"Neuwirth, Sarah","given":"Sarah","family":"Neuwirth"},{"roleDisplay":"VerfasserIn","display":"Frey, Dirk","role":"aut","family":"Frey","given":"Dirk"},{"roleDisplay":"VerfasserIn","display":"Brüning, Ulrich","role":"aut","family":"Brüning","given":"Ulrich"}],"title":[{"title_sort":"Scalable communication architecture for network-attached accelerators","title":"Scalable communication architecture for network-attached accelerators"}],"physDesc":[{"extent":"12 S."}],"relHost":[{"physDesc":[{"extent":"xvi, 674 Seiten"}],"id":{"eki":["1656468522"],"isbn":["9781479989317"]},"origin":[{"publisherPlace":"Piscataway, NJ","publisher":"IEEE","dateIssuedKey":"2015","dateIssuedDisp":"2015"}],"corporate":[{"roleDisplay":"VerfasserIn","display":"IEEE International Symposium on High Performance Computer Architecture (21., 2015, Burlingame, California, USA)","role":"aut"},{"role":"isb","roleDisplay":"Herausgebendes Organ","display":"Institute of Electrical and Electronics Engineers"}],"language":["eng"],"recId":"1656468522","type":{"media":"Online-Ressource","bibl":"book"},"disp":"IEEE International Symposium on High Performance Computer Architecture (21. : 2015 : Burlingame, California, USA)2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA 2015)","note":["Gesehen am 23.05.2018"],"part":{"extent":"12","text":"(2015), Seite 627-638","pages":"627-638","year":"2015"},"titleAlt":[{"title":"HPCA 2015"},{"title":"21st International Symposium on High Performance Computer Architecture"}],"title":[{"title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA 2015)","subtitle":"Burlingame, California, USA, 7 - 11 February 2015","title_sort":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA 2015)"}]}],"name":{"displayForm":["Sarah Neuwirth, Dirk Frey, Mondrian Nuessle and Ulrich Bruening"]},"origin":[{"dateIssuedKey":"2015","dateIssuedDisp":"09 March 2015"}],"id":{"doi":["10.1109/HPCA.2015.7056068"],"eki":["1575443201"]}} 
SRT |a NEUWIRTHSASCALABLECO0920