The upgrade of the PreProcessor system of the ATLAS level-1 calorimeter trigger
The ATLAS Level-1 Calorimeter Trigger is a pipelined system to identify high- p T objects and to build energy sums within a fixed latency of 2 μs. It consists of a PreProcessor, which conditions and digitises analogue calorimeter signals, and two object-finding processors. The PreProcessor's ta...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , |
|---|---|
| Dokumenttyp: | Article (Journal) |
| Sprache: | Englisch |
| Veröffentlicht: |
20 December 2012
|
| In: |
Journal of Instrumentation
Year: 2012, Jahrgang: 7, Heft: 12 |
| ISSN: | 1748-0221 |
| DOI: | 10.1088/1748-0221/7/12/C12026 |
| Online-Zugang: | Verlag, Volltext: http://dx.doi.org/10.1088/1748-0221/7/12/C12026 Verlag, Volltext: http://stacks.iop.org/1748-0221/7/i=12/a=C12026 
|
| Verfasserangaben: | V. Andrei, P. Hanke, J. Jongmanns, A. Khomich, K. Meier, K. Schmitt, H.-C. Schultz-Coulon, R. Stamen, P. Stock and M. Wessels |
| Zusammenfassung: | The ATLAS Level-1 Calorimeter Trigger is a pipelined system to identify high- p T objects and to build energy sums within a fixed latency of 2 μs. It consists of a PreProcessor, which conditions and digitises analogue calorimeter signals, and two object-finding processors. The PreProcessor's tasks are implemented on a Multi-Chip Module, holding ADCs, time-adjustment and digital processing ASICs, and LVDS serialisers. A pin-compatible substitute, based on today's technology, like dual-channel ADCs and FPGAs, has been built to improve the BCID and pedestal subtraction algorithms. Test results with the first prototype are presented. |
|---|---|
| Beschreibung: | Gesehen am 06.06.2018 |
| Beschreibung: | Online Resource |
| ISSN: | 1748-0221 |
| DOI: | 10.1088/1748-0221/7/12/C12026 |