Design of a deterministic link initialization mechanism for serial LVDS interconnects
The Compressed Baryonic Matter experiment at FAIR in Darmstadt has special requirements for the Data Acquisition Network. One of them is deterministic latency for all the links from the back-end to the front-end, which enables synchronization in the whole read-out tree. Since the front-end electroni...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article (Journal) |
| Language: | English |
| Published: |
18 March 2014
|
| In: |
Journal of Instrumentation
Year: 2014, Volume: 9, Issue: 03, Pages: C03022-C03022 |
| ISSN: | 1748-0221 |
| DOI: | 10.1088/1748-0221/9/03/C03022 |
| Online Access: | Verlag, lizenzpflichtig, Volltext: https://doi.org/10.1088/1748-0221/9/03/C03022
|
| Author Notes: | S. Schatral, F. Lemke, U. Bruening |
MARC
| LEADER | 00000caa a2200000 c 4500 | ||
|---|---|---|---|
| 001 | 1726814939 | ||
| 003 | DE-627 | ||
| 005 | 20220818173225.0 | ||
| 007 | cr uuu---uuuuu | ||
| 008 | 200812s2014 xx |||||o 00| ||eng c | ||
| 024 | 7 | |a 10.1088/1748-0221/9/03/C03022 |2 doi | |
| 035 | |a (DE-627)1726814939 | ||
| 035 | |a (DE-599)KXP1726814939 | ||
| 035 | |a (OCoLC)1341354870 | ||
| 040 | |a DE-627 |b ger |c DE-627 |e rda | ||
| 041 | |a eng | ||
| 084 | |a 28 |2 sdnb | ||
| 100 | 1 | |a Schatral, Sven |e VerfasserIn |0 (DE-588)1160194068 |0 (DE-627)1023320002 |0 (DE-576)505542099 |4 aut | |
| 245 | 1 | 0 | |a Design of a deterministic link initialization mechanism for serial LVDS interconnects |c S. Schatral, F. Lemke, U. Bruening |
| 264 | 1 | |c 18 March 2014 | |
| 300 | |a 1 | ||
| 336 | |a Text |b txt |2 rdacontent | ||
| 337 | |a Computermedien |b c |2 rdamedia | ||
| 338 | |a Online-Ressource |b cr |2 rdacarrier | ||
| 500 | |a Gesehen am 12.08.2020 | ||
| 520 | |a The Compressed Baryonic Matter experiment at FAIR in Darmstadt has special requirements for the Data Acquisition Network. One of them is deterministic latency for all the links from the back-end to the front-end, which enables synchronization in the whole read-out tree. Since the front-end electronics (FEE) contain mixed-signal circuits for processing the raw detector data, special ASICs were developed. DDR LVDS links are used to interconnect the FEEs and readout controllers. An adapted link initialization mechanism ensures determinism for them by balancing cable lengths, adjusting for phase differences, and handling environmental behavior. After re-initialization, timing must be accurate to the bit-clock level. | ||
| 700 | 1 | |a Lemke, Frank |d 1978- |e VerfasserIn |0 (DE-588)1028920849 |0 (DE-627)731830598 |0 (DE-576)376356855 |4 aut | |
| 700 | 1 | |a Brüning, Ulrich |d 1954- |e VerfasserIn |0 (DE-588)1047086840 |0 (DE-627)777543397 |0 (DE-576)400390639 |4 aut | |
| 773 | 0 | 8 | |i Enthalten in |t Journal of Instrumentation |d London : Inst. of Physics, 2006 |g 9(2014), 03, Seite C03022-C03022 |h Online-Ressource |w (DE-627)512298181 |w (DE-600)2235672-1 |w (DE-576)256442541 |x 1748-0221 |7 nnas |a Design of a deterministic link initialization mechanism for serial LVDS interconnects |
| 773 | 1 | 8 | |g volume:9 |g year:2014 |g number:03 |g pages:C03022-C03022 |g extent:1 |a Design of a deterministic link initialization mechanism for serial LVDS interconnects |
| 856 | 4 | 0 | |u https://doi.org/10.1088/1748-0221/9/03/C03022 |x Verlag |x Resolving-System |z lizenzpflichtig |3 Volltext |
| 951 | |a AR | ||
| 992 | |a 20200812 | ||
| 993 | |a Article | ||
| 994 | |a 2014 | ||
| 998 | |g 1047086840 |a Brüning, Ulrich |m 1047086840:Brüning, Ulrich |d 700000 |d 720000 |e 700000PB1047086840 |e 720000PB1047086840 |k 0/700000/ |k 1/700000/720000/ |p 3 |y j | ||
| 998 | |g 1028920849 |a Lemke, Frank |m 1028920849:Lemke, Frank |d 700000 |d 720000 |e 700000PL1028920849 |e 720000PL1028920849 |k 0/700000/ |k 1/700000/720000/ |p 2 | ||
| 998 | |g 1160194068 |a Schatral, Sven |m 1160194068:Schatral, Sven |p 1 |x j | ||
| 999 | |a KXP-PPN1726814939 |e 3738564209 | ||
| BIB | |a Y | ||
| SER | |a journal | ||
| JSO | |a {"type":{"media":"Online-Ressource","bibl":"article-journal"},"note":["Gesehen am 12.08.2020"],"language":["eng"],"recId":"1726814939","person":[{"display":"Schatral, Sven","roleDisplay":"VerfasserIn","role":"aut","family":"Schatral","given":"Sven"},{"display":"Lemke, Frank","roleDisplay":"VerfasserIn","role":"aut","family":"Lemke","given":"Frank"},{"given":"Ulrich","family":"Brüning","role":"aut","display":"Brüning, Ulrich","roleDisplay":"VerfasserIn"}],"title":[{"title_sort":"Design of a deterministic link initialization mechanism for serial LVDS interconnects","title":"Design of a deterministic link initialization mechanism for serial LVDS interconnects"}],"physDesc":[{"extent":"1 S."}],"relHost":[{"name":{"displayForm":["Institute of Physics Publishing"]},"origin":[{"publisherPlace":"London","dateIssuedDisp":"2006-","publisher":"Inst. of Physics","dateIssuedKey":"2006"}],"id":{"issn":["1748-0221"],"zdb":["2235672-1"],"eki":["512298181"]},"physDesc":[{"extent":"Online-Ressource"}],"title":[{"title_sort":"Journal of Instrumentation","title":"Journal of Instrumentation"}],"type":{"media":"Online-Ressource","bibl":"periodical"},"disp":"Design of a deterministic link initialization mechanism for serial LVDS interconnectsJournal of Instrumentation","note":["Gesehen am 02.11.2020"],"recId":"512298181","language":["eng"],"pubHistory":["1.2006 -"],"part":{"extent":"1","volume":"9","text":"9(2014), 03, Seite C03022-C03022","pages":"C03022-C03022","issue":"03","year":"2014"}}],"name":{"displayForm":["S. Schatral, F. Lemke, U. Bruening"]},"origin":[{"dateIssuedDisp":"18 March 2014","dateIssuedKey":"2014"}],"id":{"doi":["10.1088/1748-0221/9/03/C03022"],"eki":["1726814939"]}} | ||
| SRT | |a SCHATRALSVDESIGNOFAD1820 | ||