PADI, an ultrafast preamplifier: discriminator ASIC for time-of-flight measurements
The design of a general-purpose PreAmplifier-DIscriminator ASIC chip, PADI, is presented in this article. PADI is intended to be used as Front-End-Electronics (FEE) for reading out the timing Resistive-Plate Chambers (RPCs) in the time-of-flight (ToF) wall of the CBM detector for the future FAIR fac...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , |
|---|---|
| Dokumenttyp: | Article (Journal) |
| Sprache: | Englisch |
| Veröffentlicht: |
10 April 2014
|
| In: |
IEEE transactions on nuclear science
Year: 2014, Jahrgang: 61, Heft: 2, Pages: 1015-1023 |
| ISSN: | 1558-1578 |
| DOI: | 10.1109/TNS.2014.2305999 |
| Online-Zugang: | Resolving-System, lizenzpflichtig, Volltext: https://doi.org/10.1109/TNS.2014.2305999 Verlag, lizenzpflichtig, Volltext: https://ieeexplore.ieee.org/document/6786378/authors 
|
| Verfasserangaben: | M. Ciobanu, N. Herrmann, K.D. Hildenbrand, M. Kiš, A. Schüttauf, H. Flemming, H. Deppe, S. Löchner, J. Frühauf, I. Deppner, P.A. Loizeau, and M. Träger |
| Zusammenfassung: | The design of a general-purpose PreAmplifier-DIscriminator ASIC chip, PADI, is presented in this article. PADI is intended to be used as Front-End-Electronics (FEE) for reading out the timing Resistive-Plate Chambers (RPCs) in the time-of-flight (ToF) wall of the CBM detector for the future FAIR facility in Darmstadt-Germany, which will comprise about 100,000 channels in a 150 m2 area. The evolution of this 0.18 μm CMOS technology design will be presented, from the first prototype PADI-1 to the last one, PADI-8, as well as its features and test results. |
|---|---|
| Beschreibung: | Gesehen am 16.09.2020 |
| Beschreibung: | Online Resource |
| ISSN: | 1558-1578 |
| DOI: | 10.1109/TNS.2014.2305999 |