Buchumschlag

Hardware and firmware developments for the upgrade of the ATLAS Level-1 Central Trigger Processor

The Central Trigger Processor (CTP) is the final stage of the ATLAS first level trigger system which reduces the collision rate of 40 MHz to a Level-1 event rate of 100 kHz. An upgrade of the CTP is currently underway to significantly increase the number of trigger inputs and trigger combinations, a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Anders, Gabriel (VerfasserIn) , Bertelsen, H. (VerfasserIn) , Boisen, A. (VerfasserIn) , Childers, J. Taylor (VerfasserIn) , Dam, M. (VerfasserIn) , Ellis, N. (VerfasserIn) , Farthouat, P. (VerfasserIn) , Ruiz, C. Gabaldon (VerfasserIn) , Ghibaudi, M. (VerfasserIn) , Gorini, B. (VerfasserIn) , Haas, S. (VerfasserIn) , Kaneda, M. (VerfasserIn) , Ohm, C. (VerfasserIn) , Oliveira, M. Silva (VerfasserIn) , Pauly, T. (VerfasserIn) , Pöttgen, R. (VerfasserIn) , Schmieden, K. (VerfasserIn) , Spiwoks, R. (VerfasserIn) , Xella, S. (VerfasserIn)
Dokumenttyp: Article (Journal)
Sprache:Englisch
Veröffentlicht: January 20, 2014
In: Journal of Instrumentation
Year: 2014, Jahrgang: 9
ISSN:1748-0221
DOI:10.1088/1748-0221/9/01/C01035
Online-Zugang:Verlag, lizenzpflichtig, Volltext: https://doi.org/10.1088/1748-0221/9/01/C01035
Volltext
Verfasserangaben:G. Anders, H. Bertelsen, A. Boisen, T. Childers, M. Dam, N. Ellis, P. Farthouat, C. Gabaldon Ruiz, M. Ghibaudi, B. Gorini, S. Haas, M. Kaneda, C. Ohm, M. Silva Oliveira, T. Pauly, R. Pöttgen, K. Schmieden, R. Spiwoks and S. Xella
Beschreibung
Zusammenfassung:The Central Trigger Processor (CTP) is the final stage of the ATLAS first level trigger system which reduces the collision rate of 40 MHz to a Level-1 event rate of 100 kHz. An upgrade of the CTP is currently underway to significantly increase the number of trigger inputs and trigger combinations, allowing additional flexibility for the trigger menu. We present the hardware and FPGA firmware of the newly designed core module (CTPCORE+) module of the CTP, as well as results from a system used for early firmware and software prototyping based on commercial FPGA evaluation boards. First test result from the CTPCORE+ module will also be shown.
Beschreibung:Gesehen am 02.11.2020
Beschreibung:Online Resource
ISSN:1748-0221
DOI:10.1088/1748-0221/9/01/C01035

Ähnliche Einträge