Low power Analog Digital Converter for a silicon photomultiplier readout ASIC
We present an ADC designed in the UMC 0.18um CMOS technology. It will be used in the SiPM analog front-end “KLauS" developed for the analog hadronic calorimeter at ILD. Key parameter in this application is an extremely low power consumption of the front-end electronics. For quantization of the...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Dokumenttyp: | Article (Journal) |
| Sprache: | Englisch |
| Veröffentlicht: |
30 April 2015
|
| In: |
Journal of Instrumentation
Year: 2015, Jahrgang: 10, Heft: 04 |
| ISSN: | 1748-0221 |
| DOI: | 10.1088/1748-0221/10/04/C04041 |
| Online-Zugang: | Verlag, lizenzpflichtig, Volltext: https://doi.org/10.1088/1748-0221/10/04/C04041
|
| Verfasserangaben: | K. Briggl, H. Chen, W. Shen and H.C. Schultz-Coulon |
| Zusammenfassung: | We present an ADC designed in the UMC 0.18um CMOS technology. It will be used in the SiPM analog front-end “KLauS" developed for the analog hadronic calorimeter at ILD. Key parameter in this application is an extremely low power consumption of the front-end electronics. For quantization of the energy depositions, a 10-bit ADC resolution is required. For calibration purposes, a 12-bit quantization is used. A successive approximation register split capacitor array structure is chosen to minimize the DC power consumption. A peak sensing block is used to minimize the required sampling rate. We present design details and simulation results of the ADC, as well as the peak sensing track & hold circuit. |
|---|---|
| Beschreibung: | Gesehen am 28.05.2020 |
| Beschreibung: | Online Resource |
| ISSN: | 1748-0221 |
| DOI: | 10.1088/1748-0221/10/04/C04041 |